Low cost & High quality Color Demo Saicking Spurious Power Suppression VLSI Design For Real Time Video Applications

¹A.Indhumathi,²K.Shanmuga Priya,³P.Anitha

^{1,2}Student, Dept of ECE, Ranganathan Engineering College, Coimbatore, India

³Assistant Professor, Dept of ECE, Ranganathan Engineering College, Coimbatore, India

Abstract: This project presents a low cost and high quality pipelined color demosaicking design using spurious power suppression technique. The main objective is to improve the quality of reconstructed images; a linear deviation compensation scheme was created to increase the correlation between the interpolated and neighboring pixels. Furthermore, immediately interpolated green color pixels are first to be used in hardware oriented color demosaicking algorithms, which efficiently promoted the quality of the reconstructed image. A boundary detector and a boundary mirror machine were added to improve the quality of pixels located in boundaries. In addition, a hardware sharing technique was used to reduce the hardware costs of three interpolators. By using the spurious power suppression technique the usage of power is minimized. Also the usage of adders and subtractors has been reduced. The gate counts and the core area have been greatly reduced using this technique.

Keywords: Boundary mirror, Boundary detector, Linear deviation, Color filter array, Demosaicking, Hardware Sharing

I. INTRODUCTION

The most widely used format of CFAs in modern electronic products is Bayer CFA, as shown in Figure. 2.1 in which each pixels contains one of the red, green, and blue colors. Since two-thirds of color information is missed after using CFA, it is necessary to interpolate missing values back to the CFA image to restructure a full color image. Recently, some highperformance and high-quality color demosaicking and interpolation algorithms have been proposed. An orientationfree edge strength filter is proposed. It utilized edge information to avoid averaging non-correlated color differences and improved demosaicking performance.



Figure 1.1 Bayer Pattern GRBG

A stochastic estimation approach to adaptive interpolation of CFA was proposed. Gradient edge detection masks and adaptive heterogeneity projection method for demosaicking the CFA was proposed by Chung et al. In order to avoid artifacts such as zipper effect, blur, and color spots, a selfsimilarity color demosaicking algorithm was exploited to interpolate missed colors, which can be treated more generally as graph-based regularization to the image. In addition, another novel graph-based regularization framework was presented, in which a weight matrix was built to measure similarity and a static Laplacian was used to solve a variation problem.

The artificial effect can be alleviated efficiently. Recently, a voting-based directional demosaicking algorithm has been

proposed. It uses a voting-based edge direction detection method and a directional weighted method to improve the quality of reconstructed images. Although the color demosaicking and interpolation algorithms, as aforementioned, achieved high quality, it is hard to realize these algorithms by using the very-large-scale integration

II. REVIEW STAGE

S. C. Hsia, M. H. Chen, and P. S. Tsai, "VLSI implementation of low power high-quality color interpolation processor for CCD camera," IEEE Trans. VLSI Syst., vol. 14, no. 4, pp. 361–369, Apr. 2006 presented a color interpolation techniquefor a single-chip charge-coupled device with colorfilter-array format. This proposes an edge-direction weighting and the local gain approach to reconstruct missing color components. With the time-sharing method, the VLSI architecture can interpolate various colors using a common computational kernel, reducing the circuit complexity. The prototype of the color interpolation processor has been successfully verified with a field-programmable gate array device. The chip only uses about 10K gates and two line buffers. In this design, the chip area cannot decrease obviously because the dividers and multipliers were used.

S. L. Chen and E. D. Ma, "VLSI implementation of an adaptive edge-enhanced color interpolation processor for realtime video applications," IEEE Trans. Circuits Syst. Video Technol., vol. 24, no. 1991, pp. 1982–345, Nov. 2014. Presented a low complexity color interpolationalgorithm is proposed for the very large scale integration (VLSI) implementation in real-time applications. This novel algorithm consists of an edge detector, an anisotropic weighting model, and a filter based compensator.

The anisotropic weighting model is designed to catch more information in horizontal than vertical directions. The filter based compensation methodology includes a Laplacian and spatial sharpening filters, which are developed to improve the edge information and reduce the blurring effect. In addition, the hardware cost was successfully reduced by hardware sharing and reconfigurable design techniques. The VLSI architecture of the proposed design achieves 200 MHz with 5.2-K gate counts, and its core area is 64 236 μ m² synthesized by a 0.18- μ m CMOS process. In this design the gate counts and core area are increased and it is reduced in proposed work.

Pekkucuksen and Y. Altunbasak, "Edge strength filter based color filter array interpolation," IEEE Trans. Image Process., vol. 21, no. 1, pp. 393–397, Jan. 2012. This presents that for economic reasons, the most digital cameras use color filter arrays instead of beam splitters to capture image data. As a result of this, only one of the required three color samples becomes available at each pixel location and the other two needs to be interpolated.

This process is called Color Filter Array (CFA) interpolation or demosaicing. Edge strength filter output is utilized both to improve the initial green channel interpolation and to apply the constant color difference rule adaptively. This simple edge directed method yields results with low CPSNR. In order to avoid artifacts such as zipper effect, blur, and color spots are produced.

In this a novel cost-efficient and high-performance hardware oriented color demosaicking algorithm the demosaicking equations for different colors have some similar parts, they can be integrated into a shared VLSI architecture by using the hardware sharing technique. Furthermore, in order to meet the demand of real-time video applications, the pipeline scheduling technique was used to realize this design.



Figure 1 Bayer pattern proposed BGGR

The boundary detector and mirror models were added to detect the boundary information and provide mirror pixels for green and red-blue color interpolations, which can efficiently improve the quality of interpolated pixels located in the boundary. In addition, the linear deviation compensation and immediately interpolated green color pixels G are used to improve the quality of the interpolated red and blue color pixels.



Figure 2 Block diagram of the VLSI architecture for the existing color demosaicking design

Figure.2.3 shows a five-stage pipelined architecture of the proposed color demosaicking algorithm. It consists of register bank 1; a boundary detector; a boundary mirror machine; three hardware sharing M1, M2, and M3; register bank 2; and

a controller. All parameters in the proposed algorithm are designed as 2, 4, and 8. Hence, the hardware cost can be greatly reduced by using the shifters rather than dividers and multipliers.



Figure 3 Architecture of hardware sharing M1





Figure 5 Architecture of hardware sharing M3

To conclude that the existing techniques have drawbacks this has more gate counts and occupies more chip core area. Also the images have low CPSNR value. The proposed technique has been used to avoid artifacts such as zipper effect, blur, and color spots and to improve high CPSNR value and also reduces gate counts and chip area.

III. PROPOSED WORK

The proposed demosaicking algorithm incorporates the residual interpolation into the GBTF algorithm. The GBTF algorithm first interpolates the G pixel values. Then, the R and B pixel values are interpolated by using the color difference interpolation. For the interpolation of the R and B pixel values, we simply replace the color difference interpolation with the proposed residual interpolation as described in the previous section. We use bilinear interpolation for the residual

interpolation. In the following, we propose the interpolation process of the G pixel values based on the GBTF algorithm. The interpolation process of the G pixel values by the GBTF algorithm consists of three steps: (i) The Hamilton and Adams' interpolation formula is applied in the horizontal and vertical directions to estimate the G pixel values at the R and B pixels and the R or B pixel values at the G pixels. As a result, the horizontally and vertically estimated R, G, and B pixel values are generated. (ii) The horizontal and vertical color differences (G-R or G-B) are calculated at each pixel. Then, the horizontal and vertical color differences are smoothed and combined into the final color difference estimate. (iii) The G pixel values at the R and B pixels are interpolated by adding the observed R or B pixel values to the final color difference estimates. The Hamilton and Adams' interpolation formula in the step (i) can be interpreted as a linear color difference interpolation. We replace the linear color difference interpolation with the proposed residual interpolation. To simplify the explanation, in the following, we focus on the estimation of the R pixel values at the G pixels in the horizontal direction. The B pixel values at the G pixels are estimated in the same manner as the R pixel values. And also, we apply the same process in the vertical direction. The Hamilton and Adams' interpolation formula for the R pixel value in the horizontal direction can be expressed as:

$$R^{H}_{i,j} = (R_{i,j-1} + R_{i,j+1})/2 + (2 \times G_{i,j} - G_{i,j-2} - G_{i,j+2})/4,$$

where the suffix i, j represents the target pixel, R^AH i,j is the horizontally estimated R pixel value at the G pixel. This interpolation formula can be interpreted as the linear color difference interpolation as:

 $R^{H}_{i,j} - G_{i,j} = (R_{i,j-1} - G^{H}_{i,j-1})/2 + (R_{i,j+1} - G^{H}_{i,j+1})/2,$

where G[•]H is the horizontally estimated G pixel value at the R pixel calculated as:

$$G^{H}i,j-1 = (Gi,j-2 + Gi,j)/2, G^{H}i,j+1 = (Gi,j + Gi,j+2)/2. -$$

(3)

In the proposed algorithm, we use the tentative estimates instead of these estimated G pixel values. In the step (i) of the GBTF, the interpolation process is performed in one dimensional image at every row and column. First, we apply the linear interpolation to the G pixel values to generate the one dimensional guide image. Then, the guided upsampling is applied to the R pixel values to obtain the tentative estimate of the one dimensional R image. After that, the residuals are calculated and the residual interpolation is performed. Finally, we estimate the R pixel values at the G pixels by adding the tentative estimate to the interpolated one dimensional residual image. The resultant R pixel value can be expressed as:

$$R^{H} i,j = (Ri,j-1 - R^{H} i,j-1)/2 + (Ri,j+1 - R^{H} i,j+1)/2 + R^{H} i,j$$
.

where R^{*}H is the tentative estimate of the R pixel value. The G pixel values at the R pixels are estimated in the same manner, where the tentative estimate of the one dimensional G image is generated. After the above step (i), the step (ii) and (iii) of the GBTF algorithm are applied. Although the proposed residual interpolation also can be incorporated into the step (ii), we will discuss it in future work since the

incorporation of the residual interpolation into the step (ii) is not straightforward. In the GBTF algorithm, a simple averaging filter, f = [11111]/5, is used for smoothing the directional color differences in the step (ii). In contrast, we introduce a Gaussian weighted averaging filter instead of the simple averaging filter to improve the performance. We empirically use 1 for the standard deviation of the Gaussian weight.

For the above hardware sharing technique is further improved by reducing adders and subtractors by spurious power suppression technique. The adders and subtractors replaced by SPST technique. The SPST is illustrated through a lowpower adder/subtractor design example. The adder/subtractor is divided into two parts, i.e., the most significant part (MSP) and the least significant part (LSP). The MSP of the original adder/subtractor is modified to include detection logic circuits, data controlling circuits, denoted as latch-A and latch-B, sign extension circuits, and some glue logics for calculating the carry in and carry out signals.

The 16-bit adder/subtractor is divided into MSP and LSP between the eighth and the ninth bits. Latches implemented by simple AND gates are used to control the input data of the MSP. When the MSP is necessary, the input data of MSP remain unchanged. However, when the MSP is negligible, the input data of the MSP become zeros to avoid glitching power consumption. The two operands of the MSP enter the detection-logic unit, except the adder/subtractor, so that the detection-logic unit can decide whether to turn off the MSP or not.

The detection-logic unit of SPST determines whether the input data of MSP should be latched or not. For the cases like A=11111111 and B=111111111, A=11111111 and B=00000000, A=00000000 and B=111111111, A=00000000 and B=00000000 the detection logic produces close='0' which avoids computation. For all other normal operation close='1' which indicates the normal function.



National Conference on Emerging Trends in Electronics, Instrumentation, Automation & Control (ETEIAC) organized by
Department of EIE, Karpagam College of Engineering, 11th Mar 2016Control (ETEIAC) organized by
15 | P a g e

	Case (.						
	(A15 A14	As) = (_/ _/	·/), (B	4 ₁₅ B ₁₄ B ₁) = ((000), C ₇ = _/			
	128 00	0000001000	0000 N	(-128)	1111111110 000000			
÷	64 00	0000000100	0000) + 192	000000011000000			
	192 00	0000001100	0000	64	000000001000000			
	Case (2	:		Case (3):				
	(A15 A14	A _a) = (111),		(A15 A14.	A ₃) = (111),			
	(B15 B14	B _a) = (000),	C ₇ = 0	(B15 B11.	B _a) = (000), C ₇ = 1			
	(-61)	11111111	000011	(-196)	111111100111100			
	+ 51	0000000000	110011	+ 204	000000011001100			
	(-10)	1111111111	110110	- 8	0000000000001000			
	Case (4)			Case (5):				
	(A15 A14	A ₃) = (111),		(A15 A12.	A ₂) = (111),			
	(B15 B14	B _s) = (111),	C7=0	(B15 B14.	B ₈) = (111), C ₇ = 1			
	(- 61) 11111111	1000011	(-196)	1111111100111100			
	+(-205	<u>) </u> []0	0110011	+(-52)	1111111111001100			
	(- 266) 11111101	1110110	(-248)	1111111100001000			
		eign og	er alel					
		argii ca	1-011					

Cana 143.

Figure 7 Spurious transitions



Figure 8 (a) Detection-logic unit and (b) its timing diagram



Figure 9 Data-controlling components of the SPST

IV. SIMULATION RESULTS AND COMPARISONS

4.1Existing Results



Figure 10 Simulated results for Existing work using MATLAB

spout Simulate	•				M whet-default
incace .		ed xil as			File filt Vew Add Format Tools Madaw
starce	Design unit Design unit type	Ing -1 +10	ne	line	Densirbergiete Liebe
di dence frai	dr. denos f., Architecture) di ti	1 1	
	reg_berk2[Architecture	-		00000000	4 + + 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
- # Mi	dfyt) Architecture			00201111	
- m m	df[1] Architecture			10113030	
e 📕 ft3	att)s) Architecture	*#C 0		01200113	
N	attys] Architecture	•x D		01110013	Property and a second s
a 📷 ms	df3t) Architecture	•K 0		11309015	
a 📕 (15	attiti Ardvieture	*K D		30111300	
· · · · ·	affirth Ardvieture	-K D		30111100	and the format have a set of the
A 1 (1)	(#51) Ardvieture	*ac 10-		11110010	The second state management of the second state of the second stat
A 1 (1)	diffet Architecture	10 m		30111100	and design building the part line from the first first from the first from the first from the
- # ffzp	diffe) Architecture	Acc. 104		30301113	Start dense baskil upper Start Data Data Data Data Data Data Data
- # ff11	diffet) Architecture	- m 10		11300333	210-100 (mail and a second and a
A # #12	diffet Architecture			11828100	The average bound the base of the two two two two two two two two
H # # #15	diffit) Architecture			10111001	The best bally the charge of the bas has been been been been been been been bee
A # 614	dfift) Architecture	-s 0		101003001	A set area half the property of the bay has been been been been been been been bee
A # #15	(TTT) Arthlettere			10611100	210 March 100 2017 100 2017 100 2017 100 2017
A 1 114	attys] Architecture			1001115	A 1 days body and Directory
A 1 102	detect(rtf) Architecture	-K D		10113030	2 1 Comp (mail) 17 20 20 20 10 10 10 10 10 10 10 10 10 10 10 10 10
a fot	(IT101) Architecture	-ac 0.		00000000	210 areas from 17 200 areas
a 102	dfs(r) Architecture	*K 0		anne	The second
E Tes	(ITs)(I) Architecture.	*6C D		aaaaaa	100 mm plan m 200 m 600 m 600 m 600 m 600 m 1000 m
Co Mil Hand	different Australian	D		aaaaaa	
					1 A A A A A A A A A A A A A A A A A A A
ibuni Miltra	Dan Etter Bitan	14 0	- eet.	0000000	Annual 1990 res 1990 res Tabler 1
1		1 1 1	G2742		and and a second s
10 P					
1.00					
Transver					
1 1 W W TO T O					

Figure 11 Simulated results for Existing work using Modelsim

www.sc.ucon.manufcos.cete.story.dete.	saconguse - (Design Summary)	1000					
File Edit View Project Source Process Window He	ç.						E
) 👌 🖥 🖉 🖉 🖉 🖉 🕯 X X X X	0 0 0 6 X 9 X 4 X 1	i 🛱 🙀 il bil+4	. 68	00100			
.cs)	T FRGA Desim Summery			DOWD CALCUL	n Nacia Naci		
uces for. Synthesis Implementation	& Design Overview	Balant Day	deres at	UEMU-SHULNI	Council Dates	Devi e d	
🖯 🚺 🖧 dr_denos_final - RTL (dr_denos_final vhd) 🛛 -	Sumay	rojez ne:	0810-58	xirçae	Current State:	naced and no	160
🗄 🚺 x1 -reg bark1 -betav (eg bark1 xhd) 🛛 🖓	1 CE Propertes	Hodule Name:	ct_demo	s_tral	• Emis:	No Eros	
- 🚺 R2 - df - RTL (df.vhd)	- 🛛 Timing Constraints	Target Device:	123600	+89676	• Warnings:	<u>937 Warings</u>	
- Nrt3-df - RTL (df vhd)	- Prout Report	Product Version:	ISE,81		 Updated: 	Sun Nov 15 15	27.34 2015
- <mark>N</mark> AL-dE-ATL (dEvid) .	r 🔤 🖸 Dock Report						
🕻 Sources 👩 Snapshots 🐧 Libraries	Seros and Warrings			Device Utilia	ation Summary		
	Synthesis Messages	Logic Utilization		Used	hrailable	Utilization	Note(s)
	I Prisaton Hessages	Number of Sice Rip Rops		286	13,824	24	
- Add Existen Course	Paper and Brits Marsone	Number of 4 input UUTs		305	13,824	23	
Ceste lieu Source	D Trint Vescare:	Logic Distribution					
E Vev Design Summary	- Bitom Messages	Number of occupied Sices		238	6,912	32	
🖇 Despribites	A Curert Nessages	Number of Sices containing ori	related logic	238	238	100%	
y User Constraints	Octaled Reports	Number of Sices containing um	elated logic	0	238	R	
💦 🛓 Synthesiae - XST		Total Number 4 input LUTe		311	13,824	7.	
Vev Synthesis Report	rugeta rispeties ↓ Ø Fratie Frihancet Design Summaw	Number used as loads:		36		-	
- New RTL Schenatic	- D Enable Message Ritering	Loke on a set of a					
View Technology Schematic	🛛 Display Incremental Messages	Nuturitud			510	175	
- () Check Syntax	Enhanced Design Surmary Contents			00	310	1/4	
Energie Fost-Synthesis Smulation Model	Cons Warrison	Lis Hp Hops		40			
Transito	- Stov Faino Constraints	Number of GCLHs		1	4	25	
= (/1 10000 = 1/Aller	Show Cook Report	Number of GCLKIOBs		1	4	281	
· · · · · · · · · · · · · · · · · · ·		Total equivalent gate cour	it for design	5,440			
f 3	-	Additional JTAG cate count for I	08	4,272			
Cossie Officers & Warrigs & Finder File							
n Dowe - jek demos Stalitmi				1		- <u>1</u>	129 - 11/150
n Xibaer - ick denar faatient a Edit Way Task Window Help a ro - ro - Al & o A A R Watage (M Carret in Power (att)		Power same	unià:		577	, דַ ו(mA)	0 6 1297 11/150
n XYone - (cf. dense, Sockmen) ■ Get View Tools Window Help ■ cr = - (h) @ G ▲ A K? Vielage (V) Carrent (n Power (nt)) = 11 44 25 16		Power sum Total estimated power	aary: r consumptie		101	ina)	229 1/150 11/150 P(m) 60
a 20xxxx - 64 dense, 5x4 bene) a Gal Ven, Task Vindere Hep a c - c - d A & C - L A VC Vetage (1) Carret in Town - 104 d - 11 d - 12 d -		Power same Total estimated power Vector 13	aany: r consumptio W: oV-		58 Y	іта) 1(тл) 29	229 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/250 1/25
a Disses - (b) denses - (b) denses 1 dist - Vises Task - Visione - Hep 1 dist - Vises - (b) -		Power sum Total estimated power Vecint 1.8 Vecint 3.3	nary: r contamptio IV: OV:	•		1(mA) 29 2	22 F 11/157 11/157 60 53 7
the state of		Power same Total estimated power Vecial J.H. Veceal J.H. Veceal J.H. Dester	aaky: consumptio W: OV:			- 1 1 29 2 2 0 7	P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m) P(m)
$\label{eq:approximation} \begin{aligned} & Dhome: Discharge (additional approximation of the set of $		Power same Total estimated power Vecial J.H. Vecial J.H. Vecial J.H. Lagier Lagier	sany: r consumptio W: OV:	*		 ▲ 1 ▲ 1 ■ ■<!--</td--><td>Pier 6 128 Pier 60 128 Pier</td>	Pier 6 128 Pier 60 128 Pier
10 mm States States States States New 1 Size Year Table States New New 1 Size		Power som Total ostimuted powe Vecial J.a. Institute Vecas Vecas Vecas Vecas	aany: r consumptio W: OV: t			■ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	President President 8 0 133 0 0 0
Disc. 24.4mm Arrowski 16 Disc. 34.6mm Arrowski Image Orac 1.6 (20 m) 1.6 (20 m)		Power sum Total estimated pore Vecent Lift Vecesal 3.3 Clocks: Inputs: Outputs Vecesal Signals Vecesal Signals	aany: consumptie IV: IV: I			i(mA) 29 2 0 7 0 0 7	Pres Pres 0 133 0 13 0 13 13 13 13 13 13 13 13 13 13
Diver 32 areas balance to the two large relations resp. r = r = r = r = r = r = r = r = r = r =		Power sum Total estimated power Vecint Life Vecial J. J. Ciscks: Lugit: Outputs Vecial Signals Quiescent Vecial	axy: consamptie IV: 6V: i i i i i i i i i i i i i i i i i i i		3.5.5	I(mA) 29 2 0 7 0 0 7 15	Pien 1297 Pien 11/150 Pien 60 53 7 0 13 0 0 13 27
$\begin{array}{c} \text{Disc. 24 Januar, Natural 1} \\ \text{Disc. 24 Januar, Natural 1} \\ \text{Is disc. 25 Januar, Natural 1} \\ \text{Is disc. 25 Januar, Natural 1} \\ \text{Is disc. 25 Januar, Natural 1} \\ \hline \hline \text{Marg. 27 Januar, 27 Janu,$		Power same Total estimated power Vecini Lai Vecini Lai	aary: r consumptie W: oV: : : : : : : : : : : : : : : : : :	*	35.5	10mA) 29 2 2 0 7 0 7 0 0 7 7 0 0 7 7 15 2	Pient Pient Pient Pient 0 13 0 13 0 13 27 7
Diver 22 amm, for the term in		Power sour Total estimated powe Vecital 33 Clecks Inpres- Inpres- Signals Quincent Veci Quincent Veci	aary: r consumptie W: 60V: : : : : : : : : : : : : : : : : : :	×		kmA) 29 2 0 7 7 0 0 7 7 15 2	22 1 1/23 1 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50 1/1/50
10 Sec 3.4 Since Market 10 Since Market 10 Since Market		Power name Total osimatind porce Viceis J. 33 Vices J. 33 Vices J. 33 Vices J. 33 Vices J. 34 Vices J.	nary: r consumption W: oV: i i i i i i i i i i i i i			R(mA) 29 2 0 7 0 0 7 15 2	Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Piert Pi
		Porer sum Tatal estimated perce Vicial Jah Vicial Jah Vicial Jah Opus Signah Quincen Vicia Quincen Vicia Quincen Vicia Quincen Vicia	sary: consumption dV: : : : : : : : : : : : : : : : : : :	*		10mA) 29 2 0 7 0 7 7 0 7 15 2	128 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/150 11/15
		Power nam Total estimated powe Verial 1.9 Verial 2.9 Verial 2.9 Ve	vary: r consumption W: VY: VY: r r r r r r r r r r r r r r r r r r r	æ:		EmA) 29 2 0 7 0 0 7 15 2	Preside Preside <t< td=""></t<>
The Darw 3.2 second state of the second state		Total estimated perce Total estimated perce Vecies J at Vecies Vecies J Vecies Vecies Vecies J Vecies Vecies Vecies Vecies J Vecies Vecies Vec	vary: r consumption W: vi i i i i i i i i i i i i i	* collect		k(mA) 29 2 0 7 7 15 2	Comparison of the second

Figure 12 Simulated results for Existing technique using Xilinx

4.2 Proposed Results

🚳 🛪 💽 💽 🖉 📟 💽 🖉 🔤 📑



Figure 13 Simulated results for proposed work using MATLAB

ModelSim SE PLUS 6.	3									
Ale Edit View Con	npile Simulate Add Wave	Tools La	yout Window H	ép						
)s 85 1	66221A25	Heb	1) - <u>-</u>	• 9	100 120 🛉	111 }Pr <u>9</u>	Contains	J XX 8	1601
Layout Simulate	- 1111	N 19	e 🗈 🖏	ର୍ ର୍ ବ୍ ବ୍						
Viorkspace		±2×	Objects			±dX	www.defaut			+2
Instance	Design unit Design unit typ	e listi •	*Nane	laize	Grd		Versee			1 1 1 1
🚽 dr_denos_final	dr_denos_fArchitecture	+BC	🔷 dk	1	Sgral	_	A lit down facility			
😹 📕 xo1	reg_bank1(Architecture	+acc	8- 1				 jor denos majos 	1		
🗧 🖬 🛍	dfi(d) Architecture	+812	04 g				or_cents_matrix		<u>11. 11. 10. 11. 10.</u>	
😹 📕 ff2	dff(rf) Architecture	+80	₽- \$ b	0000000			(r_tens_mag	0012020	pione pione (c.	<u></u>
🔒 📕 🛱	dff(d) Architecture	+att	🕴 by Tarab				D-V (J_DENA_IRAD)	226	Land land land land land	
🔒 📓 🛱	dff(f) Architecture	+812	91				V (d. dense ford)	200	127 36 133 138 447	30 395 325 213
🔒 📕 fiS	df(r1) Architecture	+acc	7 2				(it denote fault)	100	202 121 222 222 220	100 100 100 100
🗧 🖌 👘	dfi(d) Architecture	+80	4 6				 or_denos_trajiz (h. torus fuelto) 	20	28 1/2 18/ 198 053	18 0/ 18 19
👷 📕 ff7	dfi(rf) Architecture	+80	4 H				o jor_senos_traju		133 125 172 127 138	13 138 207 155
😹 🔟 🛱	df(rf) Architecture	+att	4 6				or_tents_main		210 138 225 117 1387	18 18 18 27
🛓 📓 🕅	dff(rf) Architecture	+81	4 6)dr_denos_trial(6		138 710 138 126 127	S 18 55 18
👷 🖬 ff 10	df(rf) Architecture	+acc ==	47				👌 (dr_denos_tha)(6		174 188 220 188 225	172 187 198 153
👷 🖬 ff11	df(d) Architecture	+att	4 8				(dr_denos_final)?		200 1074 1088 1200 (188	226 172 187 (198
📲 ff12	dfirf) Architecture	+acr	4 8				🔷 (dr_denos_finājiē		213 230 174 188 210	188 226 1172 1187
A 1 ft3	dfirf) Achitecture	+acc	🔸 i 11				🔶 (dr_denos_final)9		139 213 230 134 (188	210 188 225 102
4 1 ftH	did) Adietze	+arr	🔞 i 1				👌 (dr_denos_final(i1)		199 199 213 230 (174	188 210 188 228
dia fit	did kniete	+arr	4 itž				🔶 (dr_denos_fināļi 11		156 159 189 213 230	174 138 210 133
é e és	diffet) Arbiteters	-	4 (13		Sonal		🔶 (dr_denos_final)12		207 199 199 199 213	210 174 288 201
2 W2	stertifi arhiteture	+87	4 19		Sonal		🔷 (dr_denos_final)i 13		135 207 156 159 (189	213 230 1174 (188
2. 2 8n1	efficit) Arritecture	4377	4 (15		Sonal		🔶 (dr_denos_frial)14		2147	189 213 230 174
A 40	diffici) Anticates	104	4 16		Smal		of _denos_fral/15		210743348 138 207 (155	159 139 013 230
5 1 Re2	ango Horizoni Alia Inidata	1944	R 4 a		Smal		A real states			
0 1 4-1	antelo voltecare	TOLL	14.0	10111101	Great		LET You	2200 ns	1501 ns	2000 ns
	ango) workcore	•		101101	- Ayria Garai		🔓 🖉 🕴 Cursor 1			
(+		1001001	Jy a David		4 >	4 1	4	
	10. Du	-TA	2-7 0	10011100	aya Gard	- 1				
🖀 Project 👢 Lbrar	ny 💐 sin 🗄 Files 🚦 Mer	iories ¹¹⁴	4		NIA	•	📓 dr_demos_final.vhd 📃	ie/e		
ranstint										
# Time: 2200 ns Iterab	or: O Instance: (dr.,denos.,final)k	16								
1591 26>										
A Transcript										
roject : denosaiconod N	ion: 2,200 ns. Deita: 3	str./d	denos_final - Linited	lisbility Region					1250 ns to 2250 ns	
	🖺 🐧 🗎	0	0 0					Q ()) E # is X i b B	1 4 0 ²⁵
🔮 🌔	300	0	0	M				a (n. 1) E = 6 X () P 🗄	

Figure 14 Simulated results for proposed work using Modelsim

Control Left Number Open Prove Number of Number Numer Number of Numer <t< th=""><th></th><th>DE M</th><th>[</th><th>TPGA Design Summary *</th><th></th></t<>		DE M	[TPGA Design Summary *					
Benchmark Benchmark State Name Allow, Mark Home Allow, Mark Home Barlow State Allow, Mark Hall, Hall State Allow State Allo	Present State: Protect File: dero saiching-mod are Current State: Protect and Routed	deno-saickino-mod ise	Project File:	Casign Overview	iources for Synthesis/Implementation				
Standard (1997)	Summay Module Name: dr. denos. frai Errors: No Error	dr_dence_final	Module Name:	Sumay	demo saidking mod				
Autor Data Name Data Name <thdata name<="" th=""> <thdata name<="" th=""> <thdata< td=""><td>Coll Projectes Target Device: sch000 dp/36 Warrings: 1222 Warrings</td><td>c2x600e-00g676</td><td>Target Device:</td><td>OB Properties</td><td>in State of Annual And - RTL 54 denote for</td></thdata<></thdata></thdata>	Coll Projectes Target Device: sch000 dp/36 Warrings: 1222 Warrings	c2x600e-00g676	Target Device:	OB Properties	in State of Annual And - RTL 54 denote for				
Image of the second	Product Version: 15L 8.1 • Updated: Tar Feb 14 1553 42 2016	Aenion: ISE, 8.1		Prost Repat					
Construction Open Markowski Open Markowski Deservation Deservation <td>2 Cock Report</td> <td colspan="8"></td>	2 Cock Report								
Image: Statute Own	Blow and Wanings Device Utilization Susmary			Eron and Warrings	Sources 👘 Snapshots 🜓 Lib · ·				
Altering loss Bit Start Sing Name Bit Start Sing Nam Bit Start Sing Name	System Resson Used Available Utilization Note	Used	Logic Utilization	Synthesis Wessages					
Marca from Provide from and the set of the set o	Invalidant Meesages Number of Size Repe 53 13,824 11		Number of Silce Rp Rope	Translation Messages					
Owner Honor Brown Hwang Brown Hwang <thbrown hwang<="" th=""> <thbrown hwang<="" th=""></thbrown></thbrown>	2 Nov mages 97 13.824 TC		Number of 4 input UUTs	Received Board Memoral	Martine Source				
Weight Former 200 Server Sum 201 Server Sum	Check Message Logic Datribution		Logic Datribution	- Tining Heapper	Cente lieu Source				
Deputition QA Const Names National Tables conserve privativity Gal Get Statical Tables conserve privativity Gal Gal Statical Tables conserve privativity Gal Statical Tables conserve privativity Gal Gal Statical Tables conserve privativity Gal Gal <td>Burber of social Bloss 60 6312 TL</td> <td></td> <td>Number of occupied Sloes</td> <td>Diper Nesages</td> <td>X Vew Design Summary</td>	Burber of social Bloss 60 6312 TL		Number of occupied Sloes	Diper Nesages	X Vew Design Summary				
S → Concentration Co	2 A Current Messages Number of Stoces containing only waited logic 60 60 100%.		Number of Sloss containing only related logic	All Current Messages	8 🎾 Design Utilities				
CAL Professor-ST Point Fromein Re Point Fromein Re Point From Despin	Oresled Reports - Number of Sloes containing unelated logic 0 60 0		Number of Sloes containing unrelated logic	Provide Reports	🗄 🎾 User Constraints				
Construction Design Service Design Survey Key Service Design Survey Number used as logic Service Design Survey Service Design Survey Number used as logic Service Design Survey Service Design Survey Number used as logic Service Design Survey	Vanit Pocetan Tetal Number 4 Input LUTs 99 13.524 11		Total Number 4 input LUTs		Synthesize - XST				
	E Enable Enhanced Design Summary Number used as logic 37		Numberused as logic	E Erable Enhanced Design Summary	Notement Design				
D Prate Reside Herid	Crobic Hessage Fitning Number used as a materie 2		Number used as a materitmu	Grable Message Fittering	 Obligge Hoggening He 				
Encode encoded survey contents Number of bonded 10th 00 510 151.	The object is the second of th		Number of bonded COn	Enhanced Design Surwray Contents					
Stev Ens Number of GCMa 1 4 251.	Shee Bros Number of OCUVa 1 4 251		Number of GCLKs	Shev Bros					
Pew Warrings Number of GCU00Bs 1 4 25%	Shev Wanings Number of GCUX06i 1 4 251		Number of GCLKIOBs	Prov Warrings Prov Faling Constraints Prov Durk Record					
Second Boost Total equivalent gate count for design 1/29	Show hang constants Tetal equivalent gate count for design 1.02		Total equivalent gate count for design						
Additional JTAG gate count for IOBs 1.888	Additional JTAG gate court for IOBs 1.888		Additional JTAG gate count for IDEs						
C hospitanov	E Desgn Summey			∑ Design Summary	¶⊈ Pocesses				

Name and Count of Count of Co			
Macage (V) canox (in indeer (init	Power summary:	l(mA)	P(mW)
sanio 9.17 16.50	Total estimated power consumption:		50
escert 15:00 27:00			
amic 0.00 0.00	Vecint 1.80V:	24	43
escert 2.00 6.60	Veco33 3.30V:	2	7
n O ma			
ty Capacity (nA Hours) 0.10	Clocks:	0	0
y Life (Houn) 0.00	Inputs:	0	0
	Logic:	8	15
	Outputs:		
	Veco33	0	0
	Signals:	1	1
Provide Design Constant Design			
	Quiescent Vecint 1.80V:	15	27
×	Quiescent Vece33 3.30V:	2	7
Types Secks S			
e 🔁 Outure	Thermal summary:		
🗈 🛄 Sgrok	Estimated junction temperature:		26C
Popul Vevs Power Report (HTML)	Ambient temp:		25C
 Power Report. 	Case temp:		26C
	Theta J-A:		17C/W
Invaid Program 50	Decombing Natural Summery	Can Range (nF)	
		cold country (co.)	

Figure 15 Simulated results for proposed technique usingXilinx

4.3 Comparison Table

Parameters	Existing	Proposed
CPSNR	41.4331	43.0993
PSNR_R	40.8492	42.7591
PSNR_G	43.9956	45.0462
PSNR_B	40.2876	41.9882

Table 4.5 Comparisons of average image quality with existing algorithms and proposed work

Table 4.1 lists the comparison of the four formula values and

computing time for the previous designs with this work. The average CPSNR value in this work is 41.4 dB, which is better than 30.71, 32.21, 32.8, and 33.377 dB in the previous designs. Compared with the previous designs, this work improved the average values of PSNR, CPSNR respectively.

Table 4.5 lists the comparisons of computing resource for the previous designs with this work. The computing resource in this work contains only 17 additions, 3 subtractions, and 9 shifts.

	Existing Method	Proposed Work
CPSNR	41.4331	43.0993
Gate Counts	5440	1429
Frequency	13.417ns	12.135ns
Power	60mW	50mW

 Table 4.6 Comparisons of Computing Resource for Previous

 Designs with proposed work

By using the hardware sharing technique, 46.8% adders, 50% subtractors, and 50% shifters were successfully reduced in this work. This work can be realized by adders, subtractors, and shifters only without any dividers and multipliers. The silicon area of a divider or a multiplier is much greater than that of an adder, a subtractor, and a shifter. Moreover, compared with a previous design, this work achieved reduction of 43.3% adders, 70% subtractors, and 40% shifters and without using any absoluter.

This work was implemented by using a hardware description language and Modelsim tool to provide best results since it easily connects matlab to modelsim. By using the Xilinx tool the total gate counts used in this work is only 5440 gate counts and its power consumption is only 60mW. When this work is implemented in an EDA tool of Design Vision (Synopsys) with the library of TSMC 0.18- μ m CMOS process the NAND equivalent gate count in this work is only 4.97 K, and its power consumption is 4.76 mW when operates at 200 MHz. The core area is 60229 μ m², in which the width, length are 243.85 and 246.99- μ m, respectively.

Moreover, this work also saved over 50.3%, 80.8%, 11.2%, and 4.4% gate counts than the previous designs LHCI, CDSP, ACDS, and EECP, respectively. The memory requirement in this work is only a two-line-buffer memory device; it is much less than 1 frame. Compared with the previous low-complexity designs, this work not only improved the quality of the interpolated images but also reduced the hardware cost and memory requirement. It provided an efficient color demosaicking VLSI design for real-time video applications. Thus the simulated results and comparison with previous techniques have been demonstrated as mentioned above.

CONCLUSION

The proposed work concludes that a cost efficient and high performance color demosaicking VLSI design based on hardware sharing and pipeline scheduling techniques has been proposed for real time video applications. It uses the residual interpolation method to improve the quality of the reconstructed image. Also it reduces the hardware cost and power by using SPST technique.

References

- 1. B. E. Bayer, "Color imaging array," U.S. Patent 3 971 065, Jul. 1976.
- H. Chen and Y. Cheng, "VLSI implementation of color interpolation in color difference spaces," in Proc. IEEE ISCAS, May 2012, pp. 1680–1683.
- H. A. Chang and H. H. Chen, "Stochastic color interpolation for digital cameras," IEEE Trans. Circuits Syst. Video Technol., vol. 17, no. 8, pp. 964–973, Aug. 2007.
- 4. Kuan-Hung Chen, "A Spurious-Power Suppression Technique for Multimedia/DSP Applications"*Member*, *IEEE*, and Yuan-Sun Chu, *Member*, *IEEE*
- 5. Pekkucuksen and Y. Altunbasak, "Edge strength filter based color filter array interpolation," IEEE Trans. Image Process., vol. 21, no. 1, pp. 393–397, Jan. 2012.
- S. C. Hsia, M. H. Chen, and P. S. Tsai, "VLSI implementation of low power high-quality color interpolation processor for CCD camera," IEEE Trans. VLSI Syst., vol. 14, no. 4, pp. 361–369, Apr. 2006.
- S. L. Chen and E. D. Ma, "VLSI implementation of an adaptive edge-enhanced color interpolation processor for real-time video applications," IEEE Trans. Circuits Syst. Video Technol., vol. 24, no. 1991, pp. 1982–345, Nov. 2014.
- 8. S. C. Hsia and P. S. Tsai, "VLSI implementation of camera digital signal processor for document projection system," in Proc. IEEE ICSPS, Jul. 2010, pp. 657–660.
- Y. H. Shiau, P. Y. Chen, and C. W. Chang, "An areaefficient color demosaicking scheme for VLSI architecture," Int. J. Innov. Comput., Inf. Control, vol. 7, no. 4, pp. 1739–1752, Apr. 2011.
- Daisuke Kiku, Yusuke Monno, Masayuki Tanaka, and Masatoshi Okutomi "Residual Interpolation for Color Image Demosaicking"
- Z. Wang, A. Bovik, H. Sheikh, and E. Simoncelli, "Image quality assessment: From error visibility to structural similarity," *IEEE Trans. Image Process.*, vol. 13, no. 4, pp. 600–612, Apr. 2004.